K.S.R.COLLEGE OF ENGINEERING, TIRUCHENGODE-637215

DEPARTMENT OF ELECTRONICS COMMUNICATION AND ENGINEERING

COURSE / LESSION PLAN SCHEDULE

STAFF NAME: P.Sivasankar Rajamani , J.RameshkumarCLASS: Final- ECE (A & B)

SUBJECT: 12EC4804 - ASIC DesignADEMIC YEAR: 2018-19

A). TEXT BOOKS

1. M.J.S .Smith, "Application Specific Integrated Circuits" Pearson Education , 2004.

B). REFERENCES

- 1. Wayne Wolf "FPGA-Based System Design" Prentice Hall PTR, 2004.
- 2. R. Rajsuman, System-on-a-Chip Design and Test. Santa Clara, CA: Artech House Publishers, 2000.
- 3. F. Nekoogar"Timing Verification of Application-Specific Integrated Circuits (ASICs)" Prentice Hall PTR, 1999.

C). LEGEND:

L - Lecture	BB - Black Board	pp – Pages
PPT – Power point	Tx - Text Book	Rx - Reference

S. No	Lecture Hour	Topics to be covered	Teaching Aid Required	Book No	Page No
	UN	IIT I - INTRODUCTION TO ASICS, CMOS LOG	IC AND ASIC	LIBRARY	
1	L1	Types of ASICs	BB,PP	TX1 RX1	4-16 25-27
2	L2	Design flow	BB,PP	TX1 RX2	16-17 25-27
3	L3	CMOS transistors	BB	TX1	41-47
4	L4	Combinational Logic Cell	BB	TX1	60-70
5	L5	Sequential logic cell	BB	TX1	70-74
6	L6 &L7	Data path logic cell	BB	TX1	75-99
7	L8	Transistors as Resistors & Transistor Parasitic Capacitance	BB	TX1	117-129
8	L9	Logical effort BB		TX1	129-140
		UNIT II - LOGIC CELLS AND I/O	CELLS		
9	L10	Anti fuse, Static RAM, EPROM and EEPROM technology,	BB	TX1 RX1	170-176 126-145
10	L11	Xilinx LCA	BB,PP	TX1	204-208
11	L12	Altera FLEX-Altera MAX	BB,PP	TX1	209-218
12	L13 & L14	DC & AC outputs	BB	TX1	232-243
13	L15 & L16	DC & AC inputs	BB	TX1	243-253
14	L17	Clock & Power inputs	BB	TX1	253-258
15	L18	Xilinx I/O blocks	BB	TX1	258-262

UNIT III – INTERCONNECT AND DESIGN SOFTWARE					
16	L19	Xilinx LCA-Xilinx EPLD	BB,PP	TX1	284-289
17	L20	Altera MAX 5000,7000,9000, Altera FLEX	BB,PP	TX1	289-292
18	L21	Design systems	BB	TX1	299-304
19	L22	Half gate ASIC	BB	TX1	307-316
20	L23 & L24	Schematic entry	BB	TX1	328-345
21	L25	Low level design language	BB	TX1	345-353
22	L26 & L27	PLA tools-EDIF	BB TX1		353-372
		UNIT IV - LOGIC SIMULATION, SYNTHESIS A	ND PARTITI	ONING	
23	L28 & L29	Types of simulation	BB	TX1 RX3	641-652 16.13-17
24	L30 & L31	Verilog and logic synthesis	BB	TX1	580-593
25	L32 & L33	VHDL and logic synthesis	BB	TX1	593-605
26	L34	System partition FPGA partitioning	BB,PP	TX1	809-811 820-824
	L35	Partitioning Methods	BB,PP		824-834
27	& L36	Examples Constructive and Iterative		TX1	
	200	UNIT V - FLOOP PLANNING PLACEMEN'	Γ ΔΝΠ ΡΟΠΤΙ	INC	
28	L37	Floor Planning-Goals-Objectives	BR	TX1	853-859
29	L38	Placement-Terms-Definition-Goals- Objectives	BB	TX1	873-877
30	L39	Placement Algorithm –Simple Placement Examples	BB	TX1	882-893
24	L40 & L41	Physical Design Flow	BB	TX1 RX1	894-895 285-287
31		Global Routing-goals-objectives, methods Between blocks- inside flexible blocks	BB	TX1	910-922
32	142	Detailed Routing-goals-objectives	מת	ΤV 1	022 027
33		Measurement of channel density	ВВ		766-761
34	L43	Left Edge Algorithm	BB	TX1	928-931
35	L44	Area Routing Algorithm	BB	TX1	931-935
36	L45	Circuit Extraction, DRC	BB	TX1	939-946

PREPARED BY Sivasankar Rajamani.P Senthilkumar.S HOD-ECE Dr P.S.PERIASAMY

12EC4804

UNIT I

1	List the different technologies used in IC?	CO1 (Remembering)
	ECL, TTL, CMOS, NMOS, BICMOS are the different techno	ologies used in IC.
2	List few advantages of CMOS Technology?	CO1 (Remembering)
	• Power consumption is less.	
	• Better performance than NMOS	
	• It uses Poly silicon gate.	
3	Define Semi custom ASIC?	CO1 (Remembering)
	It uses pre-designed logic cells which are obtained from cell	library.
	Cell library consists of standard cells such as AND, OR, MU	X, flipflops, counters etc.
	Some of the mask layers are customized.	
4	What is the transistors CMOS technology provid	CO1 (Remembering)
	N-type transistors & P-type transistors.	
5	What is a FPGA?	CO1 (Remembering)
	A field programmable gate array (FPGA) is a programmable	le logic device that supports
	simple to implement of relatively large logic circuits. FPGAs	s can be used to implement a
	logic circuit with more than 20, 000 gates whereas a CPLD ca	n implement circuits of up to
	about 20,000 equivalent gates.	
7	Classify ASIC based on manufacturing?	CO1 (Understanding)
	Full Custom ASIC.	
	Semi Custom ASIC.	
	a. Cell based ASIC.	
	b. Gate array based ASIC.	
	1. Channeled gate array.	
	2. Channel less gate array.	
	3. Structured gate array.	
	c.Programmable ASIC	
	a.PLD.	
	b.FPGA.	
8	Compare standard IC over Custom IC?	CO1 (Understanding)
	Standard IC:	
	It can be directly bought from the market.	
	Custom IC:	
	1. It is meant for particular application.	
	2. Many standard IC's combined to form Custom IC.	
9	What is meant by Embedded IC?	CO1 (Remembering)
	The Gate Array is embedded and some of the IC a	area is dedicated to specific
10	functions. Embedded area contains different base cells suitab	ble for memory cells.
10	Show the steps used for design flow? June 2016	COI (Understanding)
	Design entry	
	Logic synthesis.	
	System portioning.	
	Pre-layout simulation.	
	Floor planning.	
	Placement.	
	Kouting.	
	Circuit extraction and DRC	
12E	C4804	ASIC Design

Post-layout simulatic

	Post-layout simulation.	
11	Recall drain current equation of NMOS and PMOS transistors	CO1 (Remembering)
	NMOS: Linear region	
	Idsn=Bn[(Vgs-Vtn)-Vds/2]Vds, Vds <vgs-vtn< td=""><td></td></vgs-vtn<>	
	Saturation region	
	Idsn=Bn/2[Vgs-Vtn] ^2, Vgs-Vtn<=Vds	
	PMOS: Linear region	
	Idsp= -Bp [(Vgs-Vtp)-Vds/2]Vds , Vds>Vgs-Vtp	
	Saturation region	
	$Idsp = -Bp/2[Vgs-Vtp]^2$, Vgs-Vtp>=Vds.	
12	Define Time of flight?	CO1 (Remembering)
	Time of flight is defined as the timetaken by the electron to cross fi	rom source to drain.
	Time of flight is also known as transit time.	
13	Define Logical effort?	CO1 (Remembering)
	It gives the clear and useful foundation for transistor sizing.	
	Delay model is completely based upon logical effort	
14	What is meant by velocity saturation?	CO1 (Remembering)
	The electrons cannot move faster than above Vmaxn=10^5m/s who	en the electric is above
	10 ⁶ V/M. The electrons become velocity saturated and the drain-so	ource saturation current
	is independent of the transistor length.	
15	List the different types of adders?	CO1 (Analyzing)
	• Ripple carry adder	
	• Carry propagate adder	
	• Carry skip adder	
	• Carry Bypass adder	
	• Carry look ahead adder	
	• Carry select adder	
	Conditional sum adder	
16	List the types of multipliers.	CO1 (Remembering)
	1. Dada multiplier.	
	2. Array multiplier.	
	3. Wallace tree multiplier.	
17	Define Electrical effort?	CO1 (Remembering)
	Electrical effort is defined as the ratio of output capacitance to the	input capacitance. It is
	denoted by h. =Cout/Cin.	1 1
18	Summarize about library cell design.	CO1 (Understanding)
	1. Library cell design agrees on a common set of design rules and u	se same manufacturing
	equipment and similar process.	U
	2. Possible to construct highest common denominator libraries that	t extract the most from
	the current manufacturing capability.	
	3. Layout of library cell is either hand-crafted or use symbolic la	yout such as sticks or
	logs.	5
19	What is meant by propagation delay?	CO1 (Remembering)
	1. It is due to the presence of resistance and capacitance.	
	2. It is created by the pull up (Rpu) and pull down (Rpd) resistance.	
20	What are the characteristics of the FPGA?	CO1 (Remembering)
	None of the mask layers are customized. A matrix of progr	ammable interconnect
	surrounds the basic logic cells. Programmable I/O cells surro	und the core. Design
12F	C4804	ASIC Design

turnaround is a few hours.

21 What is meant by design entry? CO1 (Remembering) Enter the design into an ASIC design system, either using a hardware description language (HDL) or schematic entry. 22 What is meant by Logic synthesis? CO1 (Remembering) Use an HDL (VHDL or VERILOG) and a logic synthesis tool to produce a net-list-a description of the logic cells and their connections. What is meant by System partitioning? 23 CO1 (Remembering) Dividing a large system into ASIC-sized pieces. What is meant by Floor planning? 24 CO1 (Remembering) Arranging the blocks of net list on the chip. What is the full custom ASIC design? 25 **June 2017** CO1 (Remembering) In a full custom ASIC, an engineer designs some or all of the logic cells, circuits or layout specifically for one ASIC. It makes sense to take this approach only if there are no suitable existing cell libraries available that can be used for the entire design. What is the standard cell-based ASIC design? CO1 (Remembering) 26 A cell-based ASIC (CBIC) uses predesigned logic cells known as standard cells. The standard cells are as also called flexible blocks in a CBIC are built of rows of standard cells. The ASIC designer defines only the placement of standard cells and the interconnect in a CBIC. All they ask layers of a CBIC are customized and are unique to a particular customer. 27 Compare channeled & channel less gate array. CO1 (Understanding) Channeled Gate Array Channel less Gate Array Only the interconnect is customized Only the top few mask layers customized. The interconnect uses predefined spaces No predefined areas a reset a side for route between rows of base cells between cells. Routing is done using the spaces Routing is done using the area of transistor unused. Logic density is less Logic density is higher 28 **Interpret different types of CMOS process?** CO1 (Remembering) P-well process-well process Silicon-On-Insulator Process **Twin-tub Process** 29 Show the steps involved in twin-tub process? CO1 (Understanding) **Tub Formation** Thin-oxide Construction Source& Drain Implantation Contact cut definition Metallization. 30 List the advantages of Silicon-on-Insulator process? CO1 (Remembering) No Latch-up and due to absences of bulks transistor structures are denser than bulk silicon What is **Bi-CMOS** Technology? CO1 (Remembering) 31 It is the combination of bipolar technology & CMOS technology. June 2017 CO1 (Remembering) 32 List the advantages of ASIC 1. ASIC has a miniaturized embodiment size. 2. ASIC can improve speed. 3. ASIC needs less electric power to operate **16 Mark Ouestions**

1 Explain the ASICs design flow CO1 (Understanding) 2 Recall CMOS process and Explain sheet resistance which is involved in CMOS process June 2016 CO1 (Understanding) CO1 (Remembering) Discuss in detail about any 4 types of ASIC's 3 June 2016 4 With neat diagram explain about custom ASICs? CO1 (Understanding) Explain about logical effort? June 2016 CO1 (Understanding) 5 Demonstrate the drain current equation? CO1 Understanding) 6 7 Explain transistor as resistor and different capacitance June 2017 CO1 (Understanding) 8 With neat sketch explain on CMOS inverter June 2017 CO1 (Understanding)

UNIT II

1 **Recall the types of programmable ASICs.**

• Programmable logic devices

• Field programmable gate array

The distinction between the two is their heritage.

2 **Define "Antifuse"?**

CO2 (Remembering) An Antifuse is opposite of a regular fuse. Antifuse is normally an open circuit until you force a programming current through. (about 5 mA)

Types of antifuse. Poly silicon Antifuse.

• Metal- Metal Antifuse.

(Or)

An antifuse is normally high resistance (>100M Ω). On application of appropriate programming voltages, the antifuse is changed permanently to a low-resistance structure $(200-500\Omega).$

3 Define "PREP Bench marks".

CO2 (Remembering) Programmable Electronic Performance Company (PREP) is a non profitable organization that organized a series of bench marks for programmable ASICS. Totally 9 Bench marks are available.

- 1) A small state machine
- 2) A larger state machine
- 3) A 16 bit address decoder
- 4) A 16 bit accumulator

Classify the different types of basic logic cell. 4

- Multiplexer based
- Look up table based
- Programmable array logic

Justify why Actel architecture is called as a non deterministic architecture? 5

We cannot predict the exact delays on an Actel chip until we have performed the place and route step and know how much delay is contributed by the interconnect, since we cannot determine the exact delay before physical layout is complete, we call the Actel Architecture non deterministic.

Define "speed grading". 6

CO2 (Remembering) Most FGPA vendors sort chips according to their speed, the sorting is known as speed grading or speed binning.

CO2 (Understanding)

CO2 (Understanding)

CO2 (Remembering)

June 2017

7	Define "worst case timing".		CO2 (Remembering)
	The maximum delays that may encounter, which we	call the wors	t case timing.
	Maximum delays in CMOS logic occur when	operating u	nder minimum voltage,
	maximum temperature, and slow-slow process cond	ition	
8	Define "propagation delay".		CO2 (Remembering)
	The propagation delay is defined as the average	of the rising	and falling propagation
	delays of the logic module.		
9	Define "AC input" and "DC input". June	2017	CO2 (Remembering)
	AC input:		
	Example sources are high-speed logic signals (highe	er than 1MHz) from another chip.
	DC input:		
	Example sources are a switch, sensor, or another log	gic chip.	
10	Define "AC output".		CO2 (Remembering)
	Driving a resistive load at DC or low frequency (less	s than 1MHz)	logic signal off-chip.
	Example loads are other logic chips, a data or address	ss bus, ribbon	cable.
11	Identify Shannon's Expansion theorem		CO2 (Applying)
	F = A.F (A = 1') + A'.F (A = 0')		
12	Define "DC output".		CO2 (Remembering)
	DC output is driving a resistive load at DC or low fr	equency (less	than 1MHz).
	Examples, LEDs, relays, small motors.		
13	Define "Derating factors".		CO2 (Remembering)
	To convert nominal or typical timing figures to	the worst cas	se or best case, we use
	measured or empirically derived constants called der	rating factors.	
14	Define "Power input".		CO2 (Remembering)
	We need to supply power to the I/O cells and the	logic in the	core without introducing
	voltage drop or noise		
15	Define "clock input".		CO2 (Remembering)
	Examples are system clocks or signals on a synchron	nous bus.	
16	Write the different types of terminations used in	transmissior	n line.
	• Open-circuit or capacitance termination		
	Parallel resistive termination		
	• Thevenin termination		1. 1.
	• Series termination at the source parallel term	mination with	a voltage bias
	Parallel termination with a series capacitant	ce.	
17	Name the types of ports in Verilog		CO2 (Remembering)
	Types of port Keyword		
	Input port		
	Input Output port		
	Utput Bidirectional port		
10	In Out What is Programmable Interconnects?		CO2 (Barnaraharina)
18	what is Programmable interconnects?	a tha shares	CO2 (Remembering)
	In a PAL, the device is programmed by changing	g the charact	teristics if the switching
10	Cleasify an anomaling of DAL 2	lung.	CO2 (Un denston din e)
19	Classify programming of PALs?		CO ₂ (Understanding)
	The programming of PALS is done in three main wa	.ys	
	• LUV Eresola EDDOM		
	• EEDROM (E2DROM) Electrically Eroschla Droam	ammable DO	М
1.0-			
121	EC4804		ASIC Design

		(Remembering)
s.no	metal- metal antifuse	poly diffusion antifuse
1	Metal-metal antifuse (ViaLink '). The link is an alloy of tungsten, titanium, and silicon	poly-diffusion antifuse with an oxide- nitride-oxide (ONO) dielectric sandwich of: silicon dioxide (SiO 2) grown over the n -type antifuse diffusion, a silicon nitride (Si 3 N 4) layer, and another thin SiO 2 layer.
2	The n- type antifuse diffusion and antifuse polysilicon require an extra two masks and a 40 nm (thicker than normal) gate oxide (for the high- voltage transistors that handle 18 V to program the antifuses) uses one more masking step	The actual thickness is less than 10 nm
3	bulk resistance of about 500 mW cm	Increasing the programming current to 15 mA might reduce the average antifuse resistance to 100 W.

20 Criticize the metal- metal antifuse over poly diffusion antifuse June 2016 CO2

(Remembering)

21 **Define power on reset JUNE 2016** CO2 (Remembering) Each FPGA has its own power on reset sequences for example a Xilinx FPGA configures All flipflops (either the CLB'S or IOB's) as either SET or RESET. After chip programming is complete the global SET /RESET signlas forces all flipflops on the chip to know state .this is important since it determine the initial state of a state machine

Sketch the Xilinx SRAM 22 **JUNE 2017** CO2 (Remembering)



16 Mark Questions

1 Demonstrate the different I/O requirements.

2 Elaborate function of ALTERA Flex architecture CO2 (Understanding) June 2016 CO2 (Understanding) 3 Explain the Xilinx 4000 CLB architecture 4 Features of Xilinx I/O Blocks. CO2 (Remembering) June 2016,2017 CO2 (Remembering) 5 Explain the Xilinx 3000 CLB architecture Explain the Actel Act architecture CO2 (Remembering) 6 7 Explain the following June 2016 ,2017 CO2 (Understanding) a) EEPROM Technology b) Antifuse Technology 8 Explain on clock and power inputs June 2017 CO2 (Understanding

UNIT III

1 **Recall about wiring channels.**

CO3 (Remembering) The channel routing uses dedicated rectangular areas of fixed size within the chip called wiring channels. The horizontal channel runs across the chip in horizontal direction. The vertical channel runs over the top of the basic logic cells.

12EC4804

CO2 (Understanding)

2	Write about routing resources used in Actel ACT.	CO3 (Remembering)
	The ACT1 interconnection architecture uses 22 horizontal track	as per channel for signal
	routing with three tracks dedicated to VDD, GND and the global	l clock making a total 25
	tracks per channel.	-
3	Inspect the details of antifuses for Actel ACT family.	CO3 (Remembering)
	a) An input stub (1 channel) connects to 25 antifuses.	
	b) An output stub (4 channels) connects to $100(25*4)$ antif	uses.
	c) An LVT (1010, 8 channels) connects to 200(25*8) antifu	uses.
	d) An LVT (1020, 14 channels) connects to 350(25*14) an	tifuses.
	e) A four-column horizontal track connects to $52(13*4)$ and	tifuses.
	f) A 44-column horizontal track connects to 572(13*44) antifuses	
4	Define "Channel Density".	CO3 (Remembering)
	The channel density is the absolute minimum number of tracks need	eded in a channel to make
	a given set.	
5	Define "PIPs" and "BIDI".	CO3 (Remembering)
	The programmable Interconnection Point (PIPs) is programm	able pass transistor that
	connects	
	the CLB inputs and outputs to the routing network.	
	The Bidirectional (BIDI) interconnects buffers restore the logic le	evel and logic strength on
	long interconnect path.	
6	Summarize on Altera MAX 5000 and 7000.	CO3 (Remembering)
	Altera MAX 5000 devices and all MAX 7000 devices use a pr	ogrammable interconnect
	array. PIA is the cross point switch for logic signals traveling betw	veen LABs.
7	List some points about Altera MAX 9000.	CO3 (Remembering)
	The size of the LAB arrays vary between 4*5(Rows*Columns)	
	It is extremely coarse-grain architecture.	
8	Dissect the components of Programmable ASICs.	CO3 (Remembering)
	The programming technology	
	The basic logic cell	
	Row Fast Track	
	Column Fast Track	
	The I/O cell	
	The Interconnect.	
_	The design Software.	
9	Write some hardware description languages.	CO3 (Remembering)
	• VHDL	
	• Verilog	
	• ABEL	
	• CUPL	
10	• PALASM	
10	Define "OEM".	CO3 (Remembering)
	FPGA vendors sell design kits that include all the software and	hardware that a designer
	needs. Many of these kits use design entry software produced by	different company. Often
	designers buy that software from FPGA vendor. This is calle	d an original equipment
11	manufacturer.	
11	write some important file types used in Actel act.	CO3 (Remembering)
	• ADL – Main design net list	
	• IPF - Partial or complete pin assignment for the design	
12	2EC4804	ASIC Design

	• CRT – Net critically
	• VALIDATED – Audit information
	• STF – Back-annotation timing
12	Outline features of Altera. CO3 (understanding)
	Altera uses self contained design system for its complex PLDs that performs design entry, simulation and programming parts. Altera also provides an input and output interface to EDIF so that designers may use third party schematic entry or a logic synthesizer.
13	Justify how the logic minimization can be made. CO3 (Understanding)
	The logic minimization can be usually performed in two ways, either using a set of rules or
14	using algorithms.
14	Define "Half gate ASICs". June 2017 CO3 (Remembering)
	FPGA design using a very simple inverter, the hidden details of the design and
	construction of this "half gate FPGA", are quite complex. Fortunately most of the inner
15	working of the design software is normally hidden from the designer.
15	10. Define "Schematic entry". CO3 (Remembering)
	Schematic entry is the most common method of design entry. For ASICs and is
	inkery to be useful in one form of another for some time. HDLs are replacing conventional
	gate -level schematic entry, but new graphical tools based on schematic entry are now being
16	Used to create large amounts of HDL code.
10	Uiereneby reduces the size and complexity of a schemetic
17	Define "CAD Example Initiative (CED"
1/	The CAD Frame Initiative (CFI) is a non-prefitable organization working on the anation of
	standards for the algorrania CAD industry. One of the area in which CEL is working is the
	definition of standards for design representation (DP)
10	Morits of holf gate ASIC design June 2016 CO2 (Understanding)
10	How things work can be understand
	Fixing of the problems can be done easily manner
	Hidden details can be understood
	Software will break the whole program into small modules
19	Classify of timing control? CO3 (Remembering)
-	Methods of timing control:
	1. Delay-based timing control
	2. Event-based timing control
	3. Level-sensitive timing control
	Type's of delay-based timing control:
	1. Regular delay control
	2. Intra-assignment delay control
	3. Zero delay control
	Types of event-based timing control:
	1. Regular event control
	2. Named event control
	3. Event OR control
	4. Level-sensitive timing control
20	Interpret the 4:1 Mux using ABEL statement. June 2016,2017 CO3 (Understanding)

module MUX4 title '4:1 MUX' MyDevice device 'P16L8' ; @ALTERNATE "inputs A, B, /P1G1, /P1G2 pin 17,18,1,6 "LS153 pins 14,2,1,15 P1C0, P1C1, P1C2, P1C3 pin 2,3,4,5 "LS153 pins 6,5,4,3 P2C0, P2C1, P2C2, P2C3 pin 7,8,9,11 "LS153 pins 10,11,12,13 "outputs P1Y, P2Y pin 19, 12 "LS153 pins 7,9 equations $P1Y = P1G^{*}(/B^{*}/A^{*}P1C0 + /B^{*}A^{*}P1C1 + B^{*}/A^{*}P1C2 + B^{*}A^{*}P1C3);$ $P1Y = P1G^{*}(/B^{*}/A^{*}P1C0 + /B^{*}A^{*}P1C1 + B^{*}/A^{*}P1C2 + B^{*}A^{*}P1C3);$ end MUX4

16 Mark Questions:

- CO3 1 Illustrate with example the interconnect architecture used in Actel Act. (Understanding)
- 2 Explain the interconnect architecture used in Xilinx LCA. CO3 (Understanding)
- 3 Explain the interconnect architecture used in Altera MAX 5000, 9000, Xilinx EPLD. June 2016 CO3 (Understanding)
- Explain the Xilinx design flow. June 2016 4 CO3 (Remembering) 5 Explain the CFI and EDIF connectivity model. June 2016 CO3 (Remembering)
- Examine the PLA Tools in design software CO3 (Understanding) 6 June 2016 7
- Explain the schematic entry in ASIC design flow. CO3 (Remembering) June 2017 CO3 (Understanding)
- 8 Explain the architecture of XC3000 and XC4000 CLB June 2017

UNIT IV

1	Recall the two high level hardware description languages.	CO4 (Remembering)
	VHDL, Verilog	
2	List the important packages used in VHDL.	CO4 (Remembering)
	U – Uninitialized	
	X - Forcing Unknown	
	0 – Forcing zero	
	1 - Forcing one	
	Z – High Impedance	
	W – Weak unknown	
	L – Weak 0	
	H – Weak 1	
	'-'- don't care	
3	Recall the different types of modeling used in VHDL & Verilog	CO4 (Remembering)
	In VHDL	
	1. Behavioral	
	2. Structural	
	3. Data flow	
	In Verilog	
	1. Behavioral	

12EC4804

- 2. Structural
- 3. Gate level
- 4. Switch level

4 Write short notes on concurrent assertation statement. CO4 (Remembering) A concurrent assertation statement is equivalent to a passive process statement (with sensitivity list) that contains an assertion statement followed by a wait statement.

Write the structure for generate statement CO4 (Remembering) 5 generate statement: = generate_label for generate parameter specification if Boolean expression generate {block declarative item} begin{ concurrent statement} end generate {generate 4 label }

Write the verilog code for multiplexer (2:1)? 6

Module mux 21a (sel,a,b); Input sel,a,b; Output z; Reg z; always@(a or b or sel) begin case (a or b or sel) begin case (sel) 1'b0: z<a; 1'b1: z<b:end End module

7 **Define BST.**

8

9

CO4 (Remembering)

Boundary Scan Test (BST) is a method of testing boards using a four wire interface. The BST Standard Interface was designed to test boards. But is also useful to test an ASIC.

Classify the various faults? CO4 (Understanding)

> Physical fault Stuck-at-fault model Logical

CO4 (Remembering)

Write short notes on serial fault simulation? Serial fault simulation is the simplest fault simulation algorithm. We simulate two copies of the circuit. The first copy is a good circuit. We then pick fault and insert into a fault circuit. In test terminology the circuits are called machines.

10	What is concurrent fault simulation?	CO4 (Remembering)
	The concurrent fault simulation is the most widely used fast sim	ulation algorithm and take
	advantages of the fact a fault does not affect the whole circuit. Ir	n concurrent simulation we
	first completely simulate the circuit.	
11	What are the various cells used in BST?	CO4 (Remembering)
	TDR-Test Data Registers	
	DR-Data Register Cells	
	BST-Boundary Scan registers	
	ID-Instruction Register	
	Tap Controller	
12	Define "fault Coverage"?	CO4 (Remembering)
	Fault coverage = detected faults/ detectable fault	
13	Define "soft detected fault"?	CO4 (Remembering)
	If the PO of the good circuit changes between a '1' and a	'0', while the faulty circuit
	remains at 'x' then we have soft detected fault	
14	What are the types of fault occurring in the CMOS circuit?	CO4 (Remembering)
	* Hard detected fault	
12	EC4804	ASIC Design

CO4 (Remembering)

23	Steps involved in VHDL Simulation cycle June 202	16 CO4 (Remembering)
	Functionality tests verify that the chip performs its in	tended
22	What is the functionality tests indented for?	CO4 (Remembering)
—	a) Functionality tests b) Manufacturing tests	(b)
21	What are the categories of testing?	CO4 (Remembering)
	e) In the field	
	d) At the system level	
	c) At the board level	
	a) At the packaged chip level	
40	a) At the wafer level	CO4 (Remembering)
20	Mention the levels at which testing of a chin can be done?	CO(1) (Remembering)
	simulation is transistor level simulation	ind time consuming form of
	Switch level simulation can provide more accurate timin simulation. The most accurate but also most complex a	ng predictors than Gate level
	In Switch level simulation which models transistor as switch	es on or oil.
19	What is Switch level simulation?	CO4 (Remembering)
10	treated as a black box as modeled by a function whose variab	oles are the inputs .
	performance of ASIC .In a Gate level a logic gate or logic c	cell (NAND,NOR and so on)is
	Logic simulation or Gate level simulation can also be	e used to check the timing
18	Write short notes on logic simulation.	CO4 (Remembering)
	* Transistor - level simulation .	
	* Switch level simulation	
	* Gate level simulation	
	* Static timing analysis	
	* Functional simulation	
- '	* Behavioral simulation	
17	Classify types of simulations.	CO4 (Remembering)
	end module. $\pi (Q \propto K) / Q \propto K \propto (Q) / (Q \propto K \propto Q)$	
	$\frac{1}{1} \frac{1}{1} \frac{1}$	
	a_1 ways \otimes (poseuge CIK of flegelige (St) if (rst = - 0)a < - #1 reset value	
	Output q; always@(nosedge alk or negedge rst)	
	Input J,K,CIK,KS I;	
	Module jk fliptlop(q,j,k,clk,RST);	
16	Write the program for JK flip-flop using Verilog.	CO4 (Applying)
	is shipped into the customer.	
	one die at a time. A second, final test is carried out on the pa	ckaged ASIC before the ASIC
	die are tested after fabrication is complete at wafer test or w	afer sort. Each wafer is tested,
	silicon	
	First ASIC'S are tested at two stages during manufacture u	sing Production test. First the
15	What are the different types of tests conducted in ASIC'S	CO4 (Remembering)
	* Soft detected fault.	
	* Possible detected fault	
	* Impossible fault	
	* Untested fault	
	* Definitely detected fault	
	* Definitely detected foult	

12EC4804

ASIC Design

After elaboration of a VHDL model results a set of processes connected through signals. The VHDL model is simulated under control of an event driven simulation kernel (the VHDL simulator).

• Simulation is a cyclic process; each simulation cycle consists of a signal update and a Process execution phase.

List the features of Kernighan -Lin algorithm in partition method. June 2016 CO4 24 (understanding)

Only 2 nodes possible Each node has weight of one Number of external wire reduces and number of wires can be increased in same node Computational time increases Results are random Does not allow cells should be different size

- 25 What is mean by test-cycle-time? CO4 (Remembering) The test-cycle-time is the period of time the test or requires applying the stimulus, sensing the Pos and checking that the actual output is equal to the expected output.
- June 2017 CO4 (understanding) 26 **Define the term synthesis** Logic synthesis is the process of converting a high-level description of design into an optimized gate-level representation. Logic synthesis uses a standard cell library which have simple cells, such as basic logic gates like and, or, and nor, or macro cells, such as adder, muxes, memory, and flipflops
- List the steps involved in logic synthesis 27
- June 2017 CO4 (understanding)



16 Mark Ouestions

CO4 (Remembering)

CO4 (understanding)

CO4 (understanding)

CO4 (understanding)

- 1 Write VHDL code for the following. 1.4:1 multiplexer 2. Ripple Carry Adder 3. 2:4 Decoder 4. 4:2 encoder
- 2 Write the Verilog code for the following CO4 (Remembering) 1. 3 bit counter 2. Shift register 3. 1:4 De- Multiplexers 4. Full Adder
- Briefly explain PODEM Algorithm 3
- 4 Explain Controllability and OBS with neat diagram
- Explain BST with neat sketch CO4 (understanding) 5
- CO4 (understanding) 6 What is system partitioning June 2016
- Distinguish between VHDL and VERILOG 7 June 2016
- Distinguish between Constructive and iterative partitioning 8 June 2016 CO4 (understanding)
- Write script to synthesis 4: 16 decoder with enable and three state output using Verilog 9 synthesis
- Write Verilog and VHDL code for 4 bit full adder and compare about component 10

instantiation June 2017 CO4 (understanding)

11 Illustrate KL partitioning algorithm with an example June 2017 CO4 (understanding)

UNIT V

1 What is meant by system partitioning? CO5 (Remembering) If a functional block is too large to fit in one ASIC, we may have to split, or partition, the function into pieces using goals and objectives that we need to specify.

- 2 List objectives and goals of system partitioning? CO5 (Remembering) Objectives:
 - A maximum size for each ASICA maximum number of ASICs
 - A maximum number of connections for each ASICs
 - A maximum number of total connections between all ASIC

Goals:

To divide this part of the system so that each partition is single ASIC.

3 Summarize the constraints used in system partitioning? CO5 (Understanding)

- Timing constraints
- Power constraints
- Technology constraints
- Cost constraints
- Test constraints

4 How "Simulated annealing" helps in partitioning. CO5 (Remembering)

A different approach to solving large graph problems that arise in VLSI layout, including system partitioning uses the simulated annealing algorithm.

• It takes an existing solution and then makes successive changes in a series of random moves.

• Each move is accepted or rejected based on an energy function, calculated for each new trail configuration.

- The minimums of the energy function correspond to the possible.
- The best solution is the global minimum.
- 5 What are the different algorithms used in system partitioning. CO5 (Remembering) There are 2 types
 - Constructive partitioning
 - Iterative partitioning improvement (or) Iterative partitioning refinement.
- 6 How do you find out the gain in system partitioning? CO5 (Remembering) Let the network split in to 2 partitions A and B, Find 2 nodes ai and bi from B. So that the gain

from swapping them is maximum. The gain is gi=Dai+Dbi-2CaibiThe total gain is Gn=gi.

- 7 **Define ''floor planning''.** CO5 (Remembering) Floor planning allows us to predict this interconnect delay by estimating interconnect length.
- 8 Write the goals and objectives of floor planning. june 2016 CO5 (Remembering) Goals: Arrange the blocks on a chip Decide the location of I/O pads

Decide the location and number of the power pads

	Decide the location and type of clock distribution.				
	Objectives: Minimize the chip area and minimize delay.				
9	What is meant by "iterative system portioning"?	CO5 (Remembering)			
	Iterative system portioning improvement takes an existing	g solution and tries to improve it			
10	What are the different types of algorithm used in plac	ement? CO5 (Remembering)			
	1. Constructive placementuse set of rules	-			
	2 Iterative placements				
	3. Min-cut algorithm Eigen value placement algorithm	thm			
11	What is meant by Placement?	CO5 (Remembering)			
	Placement means decoding the location of cells in a block	2			
12	Write the steps used in" Min- cut algorithm".	CO5 (Remembering)			
	The steps involved are as follows				
	• Divide the chip into number of bins using a grid				
	 Merge all the connections into a centre of each b 	vin			
	• Cut the placement and swap the logic cell to minimize the cut cost				
	• Take the cut piece and throughout all the edges that are not inside the cut piece				
	 Repeat the process with the new cut and continu 	e until we reach the individual bin			
13	Define sliceable floor plan.	CO5 (Remembering)			
	If the floor plan is sliced into pieces without cutt	ing the block it is called sliceable			
	floor plan.				
14	What are cyclic constraints?	CO5 (Remembering)			
	We cannot cut the chip all the way across with th	e knife without chopping a circuit			
	block into two. This means we cannot route any of the c	channels in this floor plan without			
	routing all of the other channels first. We say there is a c	yclic constrain in this floor plan.			
15	Define back annotation.	CO5 (Remembering)			
	The global router can give us not just an estimation	te of the total net length, but the			
	resistance and capacitance of each path in each net .	This RC information is used to			
	calculate the net delays. We can back annotate this net of	delay information to the synthesis			
	tool for in -place optimization of to a timing verifier	is a due to different ways in which			
	the different algorithms estimates the path and the way the	a global router actually builds the			
	neth	le global fouter actually builds the			
16	Pan. What are the value sets in Verilog?	CO5 (Remembering)			
10	Verilog supports four levels for the values needed to describe hardware referred to				
	as value sets. Value levels Condition in hardware Circuits				
	0 Logic zero, false condition				
	1 Logic one, true condition				
	X Unknown logic value				
	Z High impedance,				
	Floating state.				
17	List some of the important CAD tools.	CO5 (Remembering)			
	Some of the important CAD tools are:	_			
	i) Layout editors				
	ii) Design Rule checkers (DRC)				
	iii) Circuit extraction				
18	Recall left edge algorithm	June 2016 CO5 (Remembering)			
	Sort the left most of the horizontal segment				
Assign the first net on the list to the first free track					
12	EC4804	ASIC Design			

Assign the next net on the list which will fit to the track

Repeat the process from step 3 until no more nets fit the current track

Repeat the process 2 and 4 until all nets have been assigned to the track

Connect the net segment to the top and bottom of the channel.

- **19** Mention the advantages of routing June 2017 CO5 (Remembering) Routing is an important step in the design of integrated circuits (ICs). It generates wiring to interconnect pins of the same signal, while obeying the manufacturing design rules. As IC process advances to nanometer technology, foundries may fabricate billions of transistors in a single chip, and the number of transistors per die will still grow drastically in the near future. This increasing complexity imposes substantial challenges for physical design, especially for routing.
- 20 List out the goals of detailed routing June 2017 CO5 (Remembering) Detailed routing does the actual connections. Different constraints that are to be taken care during the routing are DRC, wire length, timing etc.

16 Mark Questions:

			D •	
1	How KL algorithm helps for system partitioning in SOC?		CO5 (Remembering)	
2	Explain detailed routing with neat diagram?		CO5 (Understanding)	
3	Briefly explain global routing with neat diagram?		CO5 (Understanding)	
4	Elaborate about Eigen value algorithm for placement?		CO5 (Understanding)	
5	Illustrate about circuit extraction and DRC?		June 2016	CO5 (Understanding)
6	Recall detailed routing	June 2016	CO5 (Understanding)	
7	Explain the function and measurement of	channel dens	ity June 2016	6 CO5 (Understanding)

- 8 Discuss goals, objectives and methods of global routing June 2016 CO5 (Understanding)
- 9 Compare and construct good placement and bad placement. June 2016 CO5 (Understanding)
 9 (Understanding)
- **10** Brief about iterative placement improvement and timing driven placement method. June 2017 CO5 (Understanding)
- 11 Illustrate the procedure on left edge algorithm and constraint and routing graph. June 2017 CO5 (Understanding)